

(1) Publication number: 0 498 577 A2

12

EUROPEAN PATENT APPLICATION

(21) Application number: 92300848.6

(51) Int. Cl.5: G10L 9/18

(22) Date of filing: 31.01.92

(30) Priority: 01.02.91 JP 12003/91

(43) Date of publication of application: 12.08.92 Bulletin 92/33


(84) Designated Contracting States : **DE FR GB**

(1) Applicant: SHARP KABUSHIKI KAISHA 22-22 Nagaike-cho Abeno-ku Osaka 545 (JP) (72) Inventor: Murata, Yasumoto 87-1, Higashi-ando, Ando-cho Ikoma-gun, Nara-ken (JP) Inventor: Yoshikawa, Shuichi 2-405 Takanohara-ekimae-danchi, 3-15-1, Suzaku Nara-shi, Nara-ken (JP) Inventor: Nishiwaki, Yuji 2-401, Himedera-danchi, 960, Tokujo-cho Nara-shi, Nara-ken (JP)

(4) Representative: Brown, Kenneth Richard et al R.G.C. Jenkins & Co. 26 Caxton Street London SW1H 0RJ (GB)

- (54) IC card with built-in voice synthesizing function.
- An IC card with a built-in voice synthesizing function is provided which includes a solidmemory containing vector-quantized coded data, a pattern generating means for generating patterns each composed of a prescribed number of digital data by repeatedly performing calculations using a recurrence equation with initial values given by coded data read out of the solid-state memory, a converter circuit for limiting the band of each pattern generated by the pattern generating means and converting into an analog voice signal, and a gain control circuit for adjusting the gain of the analog voice signal output from the converter circuit on the basis of gain data read out of the solid-state memory.

Fig. 1



10

25

30

40

45

BACKGROUND OF THE INVENTION

1. Field of the Invention:

The present invention relates generally, me is indicated, to an integrated circuit card, hereinafter referred to as an IC card, with a built-in voice synthesizing function. More paticularly, the present invention relates to an IC card with a built in voice synthesizing function that is capable of reconstructing voice signals from vector-quantized coded data for production of voice messages and the like.

2. Description of the Prior Art

In the past, to produce voice messages such as a reading of a novel, etc. on an electronic apparatus, it has been necessary, as shown in Figure 2, to load a magnetic tape 11 with original voice signals recorded thereon into a magnetic tape reproducing apparatus 12 for reproducing the original voice signals.

With the magnetic tape reproducing apparatus 12, however, it is difficult to reduce the size and weight of the apparatus because of the complex mechanism for replaying the magnetic tape 11. Also, there is a limit to the reduction in the size of the magnetic tape 11 itself. Furthermore, since recorded information cannot be randomly accessed, the magnetic tape 11 must be fast-forwarded or rewound to replay the recorded information from the desired position or to return to the starting point of the recording.

As a result, the conventional magnetic tape reproducing apparatus 12 has had the problem that the apparatus not only takes space and hampers portability because of its size but also requires a cumbersome and time-consuming procedure for operation.

Another known method of voice reproduction is by reconstructing the original signal from vector-quantized coded data using a code book.

However, with the method of reproducing voice from vector-quantized coded data, although the device can be constructed entirely from simple electronic circuits, it requires the use of a large-capacity ROM for the code book.

As a result, the conventional voice reproducing device based on vector quantization has had the problem that the provision of a large-capacity ROM makes it difficult to build-in the device into an IC card; making the ROM capacity smaller than necessary would result in degradation in the voice reproduction quality.

In view of the above problems, there is a strong need in the art for an inexpensive, compact, light-weight, and easy-to-operate IC card with a built-in voice synthesizing function, in which vector-quantized coded data is decoded using patterns generated by a recurrence equation such as a pseudo-random sequence.

Accordingly, the present invention overcomes the aforementioned short comings of the above known and similar devices and methods for providing a voice synthesizing function. The present invention is summarized and described in detail below.

SUMMARY OF THE INVENTION

In accordance with the present invention, there is provided an IC card with a built-in voice synthesizing function which is capable of reproducing voice signals on the simple electronic circuits built in the IC card. Therefore, the present invention does not require a complex mechanism such as the one used in a conventional magnetic tape reproducing apparatus; the entire device can be constructed compact and light weight and is easy to operate.

Furthermore, since patterns based on coded data stored in the solid-state memory can be generated using a recurrence equation such as a pseudo-random sequence, the present invention does not require a large-capacity code book containing a large number of patterns and thus, the voice synthesizing function can be built in the IC card easily and can be manufactured inexpensively.

According to one aspect of the present invention, an IC card with a built-in voice synthesizing function is provided which includes a solid-state memory containing vector-quantized coded data, a pattern generating means for generating patterns each composed of a prescribed number of digital data by repeatedly performing calculations using a recurrence equation with initial values given by coded data read out of the solid-state memory, a converter circuit for limiting the band of each pattern generated by the pattern generating means and converting into an analog voice signal, and a gain control circuit for adjusting the gain of the analog voice signal output from the converter circuit on the basis of gain data reed out of the solid-state memory.

To the accomplishment of the foregoing and related ends, the invention, then, comprises the features hereinafter fully described and paticularly pointed out in the claims. The following description and the annexed drawings set forth in detail certain illustrative embodiments of the invention. These embodiments are indicative, however, of but only one or more of the various ways in which the principles of the invention may be employed. Other objects, advantages, and novel features of the invention will become apparent from the following detailed description of the present invention when considered in conjunction with the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

This invention may be better understood and its numerous objects and advantages will become appa-

rent to those skilled in the art by reference to the accompanying drawings as follows:

Figure 1 is a block diagram of an IC card with a built-in voice synthesizing function according to one embodiment of the present invention;
Figure 2 is a front view of a magnetic tape reproducing apparatus in a prior art example;
Figure 3 is a detailed schematic of the band-limiting filter referred to in Figure 1 in accordance with one embodiment of the present invention; and Figure 4 is a detailed schematic of the gain control circuit referred to in Figure 1 in accordance with one embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The preferred embodiments of the present invention will now be described.

Figure 1 is a block diagram of an IC card with a built-in voice synthesizing function according to one embodiment of the present invention.

The IC card 10 with a built-in voice synthesizing function according to the present embodiment contains an address counter 1, a data ROM 2, an oscillator 3, a pseudo-random number generator 4, a band-limiting filter 5, a gain control circuit 6, and an amplifier 7. These circuits are constructed from separate individual ICs (semiconductor integrated circuits) or from ICs combining such individual ICs. An earphone 8 may be connected to the IC card 10.

In the exemplary embodiment, the address counter 1 has a 26-bit output. The most significant 18 bits in the output of the address counter 1 are connected to the 18-bit address input of the data ROM 2. The address counter 1 is a circuit that provides a sequential count at its 26-bit output on the basis of the oscillation frequency (e.g., 8000 Hz) of the oscillator 3. However, since the least significant 8 bits at the output of the address counter 1 are not used in connection with the data ROM 2, the address counter 1 provides the count to the data ROM 2 at a rate of 1/32 x 8 or (1/28) of the oscillation frequency of the oscillator 3. The data ROM 2 in the exemplary embodiment is a 12-bit data ROM in which 8-bit coded data and 4-bit gain data are stored in address sequence. Each 8-bit coded data read from the data ROM 2 in response to the count output of the address counter 1 is input in parallel as an initial value, to an 8bit shift register 4a in the pseudo-random number generator 4.

In the pseudo-random number generator 4, each bit in the shift register 4a is sequentially shifted upward based on (i.e., synchronous to) the oscillation frequency of the oscillator 3. The pseudo-random number generator 4 is so configured that the bits in the most-significant four stages or bits of the shift register 4a are respectively XORed by three exclusive-OR circuits 4b and the result of the final XOR addition is

inverted by a NOT circuit 4c and is then input to the least significant stage of the shift register 4a, thereby generating pseudo-random numbers of m-sequence and most significant bit is output serially. Thus, with each initial value, the pseudo-random number generator 4 is capable of generating a pseudo-random whose bit train period is 256 (2^8). More specifically, each time coded data is given as an initial value from the data ROM 2, the pseudo-random number generator 4 causes the shift register 4a to perform 32 x 8 shifts and thus outputs thirty-two 8-bit data as one pattern.

As is described in detail below, the present invention utilizes the pseudo-random number generator 4 as part of a pattern generating means used for providing the voice synthesizing function. Generally, the pattern generating means sequentially reads out vector-quantized coded data from the solid-state memory data ROM 2 by generating addresses using, for example, the address counter 1. The readout coded data are given as initial values to the recurrence equation, and calculations are repeatedly performed with each given initial value to generate a pattern comprising a prescribed number of data. The recurrence equation (also commonly referred to as a difference equation) is an equation that generates an infinite number of data trains by repeatedly performing calculations with given initial values. With the same initial value, the data trains generated are always identical. Therefore, by giving an initial value to the recurrence equation, the desired data train or pattern can be accessed randomly.

The recurrence equation used in the pattern generating means is the same one as used when the original data was encoded by vector quantization in making code data to store in the solid-state memory data ROM 2. In encoding the data according to the present invention, a large number of patterns generated by sequentially giving different initial values to the recurrence equation are compared with each block of voice signal comprising a prescribed number of samples, and the initial value that generate the closest pattern to the original is of coded data. Therefore, each pattern that the above pattern generating means generates is the pattern decoded from the corresponding coded data. Furthermore, since the recurrence equation performs repeatedly a prescribed number of calculations with each given initial value, the pattern generated has a larger number of bits that the initial value. This means that the coded data stored in the solid-state memory is obtained by compressing the original voice signal. The recurrence equation may be implemented in either hardware or software.

The patterns used in the encoding process serve as representative vectors in vector quantization. Therefore, when a pattern comprising an N number of data is considered an N-dimensional vector, the pat-

55

5

10

15

20

30

40

45

50

terns that the recurrence equation generates in accordance with initial values must be distributed as uniformly as possible in N-dimensional signal vector space. As a recurrence equation that generates such patterns, the m-sequence method (maximum-length linearly recurring sequence) may be suitably used in order to generate pseudo-random numbers. The msequence method for generating pseudo-random numbere also has the advantage that it can be implemented in simple hardware using a shift register. However, since the primary purpose of the use of a recurrence equation in the present invention is to obtain a large number of representative vectors uniformly distributed in signal vector space regardless of the sequence of their generation, all the properties of random numbers are not necessarily required. Therefore, in some cases, a recurrence equation which is not really suitable for the generation of random numbers or which sequentially generates data trains regularly may be acceptable. In generating pseudo-random numbers, the initial value is called the seed.

In the above described encoding process, when each pattern generated by the recurrence equation is compared with a voice signal, the gain of the pattern is adjusted so that the difference between them is minimized. The amount of gain control was added to the selected pattern and stored as gain data in the solid-state memory.

Each pattern generated by the pattern generating means is supplied to the converter circuit such as the band-limiting filter 5 in the preferred embodiment which limits the band of the pattern and is converted into an analog signal. When the pattern generating means reads out coded data from the solid-state memory data ROM 2, the associated gain data is also read out. Based on the thus readout gain data, the gain control circuit 6 adjusts the gain of the analog signal fed from the converter circuit.

The different elements of the present invention, for example the solid-state memory data ROM 2, the pattern generating means including the pseudo-random number generator 4 and address counter 1, the converter circuit including the band-limiting filter 5, and the gain control circuit 6, are built in an IC card. Since the recurrence equation used in the pattern generating means is implemented in simple hardware or software, it is easy to incorporate it in mn IC card.

Thus, the present invention achieves reconstruction of voice signals on simple electronic circuits built in an IC card.

Each pattern thus output sequentially from the pseudo-random number generator 4 is converted into an analog signal by the band-limiting filter 5 and is then transferred to the gain control circuit 6. In the meantime, 4-bit gain data read from the data ROM 2 is input to the gain control circuit 6. Based on the input gain data, the gain control circuit 6 adjusts the gain of

the analog signal fed from the band-limiting filter 5. The amount of gain adjustment varies with each pattern output from the pseudo-random number generator 4.

Each coded data contained in the data ROM 2 was obtained by vector quantization whereby each block of voice signal comprising 32 samples was compared with every pattern generated by a pseudo-random number generator, the same one as the pseudo-random number generator 4, and the initial value given to the pseudo-random number generator that served to generate the closest pattern to the original one was output sequentially. Therefore, each pattern sequentially output from the pseudo-random number generator 4 by taking coded data read from the data ROM 2 as an initial value represents the closest waveform to the waveform representing each block of 32 samples of the original voice signal. Furthermore, the coded data represents the voice signal of 8 bits x 32 samples compressed into 8-bit data serving as an initial value for the pseudo-random number generator 4.

In the above vector quantization process, the comparison was made after adjusting the gain of each pattern so that the difference between the pattern and the voice signal was minimized. The amount of gain adjustment for the closest pattern was stored in the data ROM 2 together with the coded data. The gain of each analog signal delivered from the pseudo-random number generator 4 via the band-limiting filter 5 is sequentially adjusted by the gain control circuit 6 to achieve faithful reconstruction of the original voice signal. Since such gain adjustment serves to seemingly increase the number of patterns generated by the pseudo-random number generator 4, it contributes to enhancing the voice reproduction quality. However, data compression ratio decreases by the degree equivalent to four bits of the gain data.

The analog signal whose gain has thus been adjusted by the gain control circuit 6 is amplified by the amplifier 7 and reproduced as a voice through the earphone 8 connected to the IC card 10.

Thus, according to the present embodiment, vector-quantized coded data can be reconstructed into a voice signal by using the simple pseudo-random number generator 4 built in the IC card 10. Furthermore, the desired voice can be reproduced instantly by random-accessing the coded data stored in the data ROM 2.

Referring briefly to Figure 3, an exemplary embodiment of the band-limiting filter 5 according to the present invention is shown. The band-limiting filter 5 includes a shift register 20 for receiving the serial data from the pseudo-random number generator 4 via line 21. The band-limiting filter 5 further includes a resistive network 22 including a resistor R1-R8 which corresponds to each bit in the register 20. Each resistor R1-R8 is connected to the inverting input of an oper-

5

10

15

20

25

30

35

40

45

50

ational amplifier 24. The non-inverting input of the operational amplifier is coupled to a common ground by way of resistor R10. Resistor R9 serves as a feedback resistor between the output of the operational amplifier 24 and the inverting input. The output of the amplifier 24 is connected via line 25 to the gain control circuit 6 by way of a coupling capacitor 26.

In operation, the contents of each bit in the register 20 determine whether the corresponding resistor R1-R8 is coupled to the 5-volt supply voltage (e.g., when the contents of the particular bit is a "I" or a logic "high" level), or is coupled to GND (e.g., when the contents of the bit is a "O"). Thus, the contents of the shift register 20 determine what will be the analog output of the operational amplifier 24 as will be appreciated. Accordingly, the band-limiting filter 5 of Figure 3 can be used to convert the data received from the pseudo-randum number generator 4 into an analog signal.

Figure 4 illustrates an exemplary embodiment of the gain control circuit 6 in accordance with the present invention. The gain control circuit 6 includes a 4-bit register 30 for receiving gain data from the data ROM 2 via bus 31. The output of each register 30 is connected to the gate of a corresponding transistor M1-M4. The analog output signal from the band-limiting filter 5 is received by the gain control circuit 6 on line 25 and is coupled to the respective transistors as illustrated. The remaining terminal of each transistor is coupled through a resistor gain network 34 to the inverting input of an operational amplifier 36.

Based upon the gain data in the register 30, the contents or value of each bit in the register 30 determine whether the corresponding transistors M1-M4 are turned on or off as will be appreciated. As a result, the gain provided to the signal on line 25 due to the resistor gain network 34 in combination with operational amplifier 36 is controlled as a function of the gain data received from the data ROM 2. The output of the gain control circuit 6 is provided on line 37 to the amplifier 7. The amplifier 7 is used to drive the earphone 8.

It is understood that various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be construed as encompassing all the features of patentable novelty that reside in the present invention, including all features that would be treated as equivalents thereof by those skilled in the art to which this invention pertains.

Claims

 An apparatus with a built-in voice synthesizing function, comprising: a solid-state memory containing vectorquantized coded data;

a pattern generating means for generating patterns each comprising a prescribed number of digital data by repeatedly performing calculations using a recurrence equation with initial values given by said coded data read out of the solid-state memory; and

a converter circuit for converting said patterns generated by the pattern generating means into an analog voice signal.

- 2. The apparatus of claim 1, wherein said apparatus is an integrated circuit card.
- The apparatus of claim 1, further comprising a gain control circuit for adjusting the gain of the analog voice signal output from the converter circuit on the basis of gain data read out of the solid-state memory.
- 4. A method of encoding, storing and reconstituting a voice signal, wherein an original voice signal is encoded by vector quantization with each of a succession of sample signal blocks representing the voice signal being matched to one of a set of patterns each generated by a process of pseudorandom number generation from a respective initial value, and the initial values corresponding to the matched patterns are stored as vector-quantized coded data in a solid-state memory, and wherein to reconstitute said voice signal the initial values are read out from said solid-state memory and input into a pattern generator which performs the same said process of pseudo-random number generation to regenerate the matched patterns, and said regenerated matched patterns are supplied to a converter circuit which converts them into a voice signal which reproduces the original voice signal.
- A method of reconstituting a voice signal which has been encoded by vector quantization with each of a succession of sample signal blocks representing the voice signal having been matched to one of a set of patterns each generated by a process of pseudo-random number generation from a respective initial value, the initial values corresponding to the matched patterns having been stored as vector-quantized coded data in a solid-state memory, wherein to reconstitute said voice signal the initial values are read out from said solid state memory and input into a pattern generator which performs the same said process of pseudo-random number generation to regenerate the matched patterns, and said regenerated matched patterns are supplied to a converter circuit which converts them into a voice signal which

reproduces the original voice signal.

Fig. 1






Fig. 2 PRIOR ART





			· · · · · · · · · · · · · · · · · · ·
			- - - - - -
			- - -
			-
			-
·		•	
			•



(1) Publication number: 0 498 577 A3

12)

EUROPEAN PATENT APPLICATION

(21) Application number: 92300848.6

(2) Date of filing: 31.01.92

(51) Int. Cl.⁵: **G10L 5/02**, G10L 3/00, G10L 9/18, G06K 19/07

(30) Priority: 01.02.91 JP 12003/91

(43) Date of publication of application: 12.08.92 Bulletin 92/33

(84) Designated Contracting States: DE FR GB

(88) Date of deferred publication of search report: 10.11.93 Bulletin 93/45

(1) Applicant: SHARP KABUSHIKI KAISHA 22-22 Nagaike-cho Abeno-ku Osaka 545 (JP)

(72) Inventor: Murata, Yasumoto 87-1, Higashi-ando, Ando-cho Ikoma-gun, Nara-ken (JP) Inventor: Yoshikawa, Shuichi 2-405 Takanohara-ekimae-danchi, 3-15-1, Suzaku Nara-shi, Nara-ken (JP)

Inventor: Nishiwaki, Yuji

2-401, Himedera-danchi, 960, Tokujo-cho


Nara-shi, Nara-ken (JP)

(74) Representative: Brown, Kenneth Richard et al R.G.C. Jenkins & Co. 26 Caxton Street London SW1H 0RJ (GB)

(54) IC card with built-in voice synthesizing function.

An IC card with a built-in voice synthesizing function is provided which includes a solidvector-quantized memory containing coded data, a pattern generating means for generating patterns each composed of a prescribed number of digital data by repeatedly performing calculations using a recurrence equation with initial values given by coded data read out of the solid-state memory, a converter circuit for limiting the band of each pattern generated by the pattern generating means and converting into an analog voice signal, and a gain control circuit for adjusting the gain of the analog voice signal output from the converter circuit on the basis of gain data read out of the solid-state memory.







EUROPEAN SEARCH REPORT

Application Number

EP 92 30 0848

ategory	DOCUMENTS CONSIDERED TO BE R Citation of document with indication, where appropri of relevant passages	ate, Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. CL5)	
E	EP-A-0 488 751 (SHARP) * claims 1,2,4,5,7-9; figures 1,2	* 1,3-5	G10L5/02 G10L3/00 G10L9/18	
A	GOBAL COMMUNICATION CONFERENCE 83 vol. 1, 28 November 1983, SAN DIECCALIFORNIA USA pages 193 - 197 GERSHO 'Speech waveform coding us' vector quantization' * pages 193-194, section 2; page19 section 3.3 *	ing	G06K19/07	
A	INTERNATIONAL CONFERENCE ON COMMUNICATION OF THE PROPERTY OF T	r		
A	IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATION vol. 4, no. 1, 1986, NEW YORK US pages 110 - 124 DAVIDSON, GERSHO 'Application of vector quantization processor to speech coding' * pages 112-113, section IA; page 114-115, section II; pages 119-12 section IVA, figure 5 *	a VLSI real time	TECHNICAL FIELDS SEARCHED (Int. Cl.5) G10L G06K	
A	FR-A-2 602 893 (WIDMER) * page 2, line 5 - line 22 *	2		
A	EP-A-0 277 276 (TORIO) * claim 1; figure 1 *	2		
	The present search report has been drawn up for all cla			
		MBER 1993	FARASSOPOULOS A.	
Y:	particularly relevant if taken alone earticularly relevant if combined with another	C: theory or principle underlying C: earlier patent document, but after the filing date D: document cited in the applic L: document cited for other reas	published on, or ution	